

## An Overview on Motorola 68000

Ali Abbasi Dr. Keikha

**ECE of University of Sistan & Baluchestan** 

#### Outline

- □ Motorola 68 Generation
- Overview
- Manufacturers
- Block Diagram
- Pins and Signals
- □ Registers
- □ Addressing Modes
- □ Instruction Set Architecture
- Exceptions
- References



## Genealogy



## Previous Generation 6800

8-bit microprocessor
Up to 2 MHz
64 KB RAM
No I/O ports

#### 68000

- > 32-bit CPU
- > 16-bit data bus
- > Up to 20 MHz
- ▶ 16 MB RAM
- > No I/O ports

#### Related Family 68008

8-bit data bus
Up to 16.67 MHz
4 MB RAM

## Next Generation 68010

- > 32-bit CPU
- 16-bit data bus
- Up to 16 MHz
- ➢ 16 MB RAM
- Virtual memory supprt
- > No I/O ports





#### Motorola 68K (MC68000)



- Released in 1979
- The first member of 680x0 line of microprocessors
- HMOS technology
- 14 addressing mode
- 7 interrupt levels
- Synchronous and asynchronous data transfers
- Competed against the Intel 8086 and Intel 80286A CISC microprocessor
- Much more flexible than other CPU families (z80, 80x86, z80000, etc.)
- An excellent computer for running C code

#### Cheaper 68K (68EC000)

- Designed for embedded controller applications
- 8-bit/16-bit Data bus
- 8 MHz/16 MHz Configurations
- FPU was not available (Co-Processor: MC68881/2)





#### **Computers:**

- Apple Lisa 2 (January, 1983)
- Apple Macintosh 128K (January, 1983)
- Atari 520STfm (January, 1985)
- Commodore Amiga 500 (July, 1985)
- Commodore Amiga 1000 (April, 1987)
- Thousands of printers, automotive engine controllers, and medical manufacturers

#### Have you ever heard...

"In the Sega Saturn, the 68EC000 was used as the sound processor. Also a version of Motorola 68000 manufactured by Hitachi, the FD109, was used in various Sega arcade systems."





## Manufacturers



- **Apple** (8 MHz 64-pin side-brazed ceramic DIP)
- Hitachi (6 MHz 64-pin side-brazed ceramic DIP)
- Signetics (4 MHz 64-pin side-brazed ceramic DIP)
- **Rockwell** (8 MHz 64-pin side-brazed ceramic DIP)
- Mostek (8 MHz 64-pin plastic DIP)
- ST (10 MHz 64-pin plastic DIP)
- **Thomson** (16 MHz 68-pin plastic LCC)
- **Toshiba** (DIP, Shrink DIP, Ceramic PGA, PLCC, Plastic QFP)

## **Block Diagram**



1. Address Bus (A23-A1)





- 1. Address Bus (A23-A1)
- 2. Data Bus (D15-D0)





- 1. Address Bus (A23-A1)
- 2. Data Bus (D15-D0)
- 3. Asynchronous Bus Control
  - Address Strobe (~AS)
  - Read/Write (R/~W)
  - Upper and Lower Data Strobes (~UDS, ~LDS)
  - Data Transfer Acknowledge (~DTACK)

		$\neg$ $-$	
D4	1 •	$\sim$	64 D5
D3	2		63 D6
D2	3		62 D7
D1	4		61 D8
DO	5		60 D9
AS	6		59 D10
UDS	7		58 D11
LDS	8		57 D12
R/W	9		56 D13
DTACK	10		55 D14
BG	11		54 D15
BGACK	12		53 GND
BR	13		52 A23
Vcc	14		51 A22
CLK	15	MC68000	50 A21
GND	16	MC68010 MC68HC000	49 VCC
HALT	17		48 A20
RESET	18		47 A19
VMA	19		46 A18
E	20		45 A17
VPA	21		44 A16
BERR	22		43 A15
IPL2	23		42 A14
IPL1	24		41 A13
IPL0	25		40 A12
FC2	26		39 A11
FC1	27		38 A10
FC0	28		37 A9
A1	29		36 A8
A2	30		35 A7
A3	31		34 A6
A4	32		33 A5



- 1. Address Bus (A23-A1)
- 2. Data Bus (D15-D0)
- 3. Asynchronous Bus Control
  - Address Strobe (~AS)
  - Read/Write (R/~W)
  - Upper and Lower Data Strobes (~UDS, ~LDS)
  - Data Transfer Acknowledge (~DTACK)
- 4. Bus Arbitration Control
  - Bus Request (~BR)
  - Bus Grant (~BG)
  - Bus Grant Acknowledge (~BGACK)

		$\neg$ $-$		
D4	1 •	$\sim$	64	D5
D3	2		63	D6
D2	3		62	D7
D1	4		61	D8
D0	5		60	D9
AS	6		59	D10
UDS	7		58	D11
LDS	8		57	D12
R/W	9		56	D13
DTACK	10		55	D14
BG	11		54	D15
BGACK	12		53	GNE
BR	13		52	A23
Vcc	14		51	A22
CLK	15	MC68000	50	A21
GND	16	MC68010 MC68HC000	49	VCC
HALT	17		48	A20
RESET	18		47	A19
VMA	19		46	A18
E	20		45	A17
VPA	21		44	A16
BERR	22		43	A15
IPL2	23		42	A14
IPL1	24		41	A13
IPL0	25		40	A12
FC2	26		39	A11
FC1	27		38	A10
FC0	28		37	A9
A1	29		36	8A
A2	30		35	A7
A3	31		34	A6
A4	32		33	A5



#### 5. Interrupt Control (IPL0-IPL2)

- indicate the encoded priority level of the device requesting an interrupt
- Level seven has the highest priority

1		$\neg$ $-$	
D4	1 •	$\sim$	64 D5
D3	2		63 D6
D2	3		62 D7
D1	4		61 D8
D0	5		60 D9
AS	6		59 D10
UDS	7		58 D11
LDS	8		57 D12
R/W	9		56 D13
DTACK	10		55 D14
BG 🗆	11		54 D15
BGACK	12		53 GND
BR	13		52 A23
Vcc	14		51 A22
CLK 🗔	15	MC68000	50 A21
GND	16	MC68010 MC68HC000	49 VCC
HALT	17		48 A20
RESET	18		47 A19
VMA	19		46 A18
E	20		45 A17
VPA	21		44 A16
BERR	22		43 A15
IPL2	23		42 A14
IPL1	24		41 A13
IPL0	25		40 A12
FC2	26		39 A11
FC1	27		38 A10
FC0	28		37 A9
A1	29		36 A8
A2	30		35 A7
A3	31		34 A6
A4	32		33 A5



#### 5. Interrupt Control (IPL0-IPL2)

- indicate the encoded priority level of the device requesting an interrupt
- Level seven has the highest priority
- 6. System Control
  - Bus Error (~BERR)
  - Reset (~RESET)
  - Halt (~HALT)

1		$\neg$ $-$	
D4	1 •	$\sim$	64 D5
D3	2		63 D6
D2	3		62 D7
D1	4		61 D8
D0	5		60 D9
AS	6		59 D10
UDS	7		58 D11
LDS	8		57 D12
R/W	9		56 D13
DTACK	10		55 D14
BG 🗆	11		54 D15
BGACK	12		53 GND
BR	13		52 A23
Vcc	14		51 A22
CLK	15	MC68000	50 A21
GND	16	MC68HC000	49 VCC
HALT	17		48 A20
RESET	18		47 A19
VMA	19		46 A18
E	20		45 A17
VPA	21		44 A16
BERR	22		43 A15
IPL2	23		42 A14
IPL1	24		41 A13
IPL0	25		40 A12
FC2	26		39 A11
FC1	27		38 A10
FC0	28		37 A9
A1	29		36 A8
A2	30		35 A7
A3	31		34 A6
A4	32		33 A5



#### 5. Interrupt Control (IPL0-IPL2)

- indicate the encoded priority level of the device requesting an interrupt
- Level seven has the highest priority
- 6. System Control
  - Bus Error (~BERR)
  - Reset (~RESET)
  - Halt (~HALT)
- 7. M6800 Peripheral Control
  - Enable (E)
  - Valid Peripheral Address (~VPA)
  - Valid Memory Address (~VMA)

		$\neg$ $-$	
D4	1 ●	$\sim$	64 D5
D3	2		63 D6
D2	3		62 D7
D1	4		61 D8
D0	5		60 D9
AS	6		59 D10
UDS	7		58 D11
LDS	8		57 D12
R/W	9		56 D13
DTACK	10		55 D14
BG	11		54 D15
BGACK	12		53 GND
BR	13		52 A23
Vcc	14		51 A22
CLK 🔤	15	MC68000	50 A21
GND	16	MC68010 MC68HC000	49 VCC
HALT	17		48 A20
RESET	18		47 A19
VMA	19		46 A18
E	20		45 A17
VPA	21		44 A16
BERR	22		43 A15
IPL2	23		42 A14
IPL1	24		41 A13
IPL0	25		40 A12
FC2	26		39 A11
FC1	27		38 A10
FC0	28		37 A9
A1	29		36 A8
A2	30		35 A7
A3	31		34 A6
A4	32		33 A5



8. Processor Function Codes (FC0-FC2)





- 8. Processor Function Codes (FC0-FC2)
- 9. Clock (CLK)





- 8. Processor Function Codes (FC0-FC2)
- 9. Clock (CLK)
- 10. Power Supply (V<sub>CC</sub> and GND)

		$\neg$ $-$	
D4	1 •	$\sim$	64 D5
D3	2		63 D6
D2	3		62 D7
D1	4		61 D8
D0	5		60 D9
AS	6		59 D10
UDS	7		58 D11
LDS	8		57 D12
R/W	9		56 D13
DTACK	10		55 D14
BG	11		54 D15
BGACK	12		53 GND
BR	13		52 A23
Vcc	14		51 A22
CLK	15	MC68000	50 A21
GND	16	MC68010 MC68HC000	49 VCC
HALT	17		48 A20
RESET	18		47 A19
VMA	19		46 A18
E	20		45 A17
VPA	21		44 A16
BERR	22		43 A15
IPL2	23		42 A14
IPL1	24		41 A13
IPL0	25		40 A12
FC2	26		39 A11
FC1	27		38 A10
FC0	28		37 A9
A1	29		36 A8
A2	30		35 A7
A3	31		34 🔲 A6
A4	32		33 A5







Name Label Number Size Function	
---------------------------------	--







Name	Label	Number	Size	Function
Data registers	D0-D7	x8	32-bit	General purpose registers. Stores 8/16/32 bit data







Name	Label	Number	Size	Function
Data registers	D0-D7	x8	32-bit	General purpose registers. Stores 8/16/32 bit data
Address registers	A0-A6	х7	32-bit	Stores 16/32 bit pointers (addresses of data)





Name	Label	Number	Size	Function
Data registers	D0-D7	x8	32-bit	General purpose registers. Stores 8/16/32 bit data
Address registers	A0-A6	х7	32-bit	Stores 16/32 bit pointers (addresses of data)
Stack pointer	SP	x2	32-bit	Store a pointer to a group of data know as stack. Also known as A7.





Name	Label	Number	Size	Function
Data registers	D0-D7	x8	32-bit	General purpose registers. Stores 8/16/32 bit data
Address registers	A0-A6	х7	32-bit	Stores 16/32 bit pointers (addresses of data)
Stack pointer	SP	x2	32-bit	Store a pointer to a group of data know as stack. Also known as A7.
Program counter	PC	x1	32-bit	Contains the address of next instruction to fetch and execute





Name	Label	Number	Size	Function
Data registers	D0-D7	x8	32-bit	General purpose registers. Stores 8/16/32 bit data
Address registers	A0-A6	x7	32-bit	Stores 16/32 bit pointers (addresses of data)
Stack pointer	SP	x2	32-bit	Store a pointer to a group of data know as stack. Also known as A7.
Program counter	PC	x1	32-bit	Contains the address of next instruction to fetch and execute
Status register	SR	x1	16-bit	Contains information on the results of the last instruction





#### Status register:

- Only the low-order byte of the SR, which is called the CCR (Condition Code Register), can be accessed by the user.
- the so-called System Byte, can be seen and accessed only by the Operating System during special emergency cases
- The CCR allows conditional behavior
- The Control Unit often bases its decisions on the contents of the CCR
- Almost every instruction that is executed by the CPU forces an update on the value of one or more CCR bits





#### Setup of the Control/Status Register:







1. Direct addressing





- 1. Direct addressing
- 2. Indirect addressing





- 1. Direct addressing
- 2. Indirect addressing
- 3. Immediate addressing



- 1. Direct addressing
- 2. Indirect addressing
- 3. Immediate addressing
- 4. Relative addressing



- 1. Direct addressing
- 2. Indirect addressing
- 3. Immediate addressing
- 4. Relative addressing
- 5. Register direct addressing







- 1. Direct addressing
- 2. Indirect addressing
- 3. Immediate addressing
- 4. Relative addressing
- 5. Register direct addressing
- 6. Register indirect addressing



- 1. Direct addressing
- 2. Indirect addressing
- 3. Immediate addressing
- 4. Relative addressing
- 5. Register direct addressing
- 6. Register indirect addressing
- 7. Indexed addressing



- 1. Direct addressing
- 2. Indirect addressing
- 3. Immediate addressing
- 4. Relative addressing
- 5. Register direct addressing
- 6. Register indirect addressing
- 7. Indexed addressing
- 8. Auto increment mode

- 1. Direct addressing
- 2. Indirect addressing
- 3. Immediate addressing
- 4. Relative addressing
- 5. Register direct addressing
- 6. Register indirect addressing
- 7. Indexed addressing
- 8. Auto increment mode
- 9. Auto decrement mode

- 1. Direct addressing
- 2. Indirect addressing
- 3. Immediate addressing
- 4. Relative addressing
- 5. Register direct addressing
- 6. Register indirect addressing
- 7. Indexed addressing
- 8. Auto increment mode
- 9. Auto decrement mode
- 10. Inherent addressing

## **Instruction Set Architecture**

#### Data Types:

- Binary Digit (b)
  - 1 bit stores either binary 0 or 1
- Binary Coded Decimal (BCD)
  - 4 bits that represents 0 to 9
- Byte (B)
  - 8 bits that is processed as one unit
- Word (W)
  - 16 bits that is processed as one unit
- Long word (L)
  - 32 bits that is processed as one unit

## **Instruction Set Architecture**



#### **Instructions Categories:**

Motorola 68000 instruction set is consist of 56 instructions in 8 different categories:

- 1. Data transfer
- 2. Arithmetic
- 3. Logic
- 4. Shifts and rotates
- 5. Bit manipulation
- 6. BCD
- 7. Program control
- 8. System control

#### Data transfer instructions examples:

Instruction	Operation
MOVE <ea>,<e></e></ea>	[destination] ← [source]
MOVEA <ea>,An</ea>	$[An] \leftarrow [source]$

#### **Arithmetic instructions examples:**

Instruction	Operation
NEG <ea></ea>	[destination] $\leftarrow$ 0 - [destination]
ADDI # <data>,<ea></ea></data>	[destination] ← <literal> + [destination]</literal>
MULU <ea>,Dn</ea>	[destination] ← [destination] * [source]

#### Logic instructions examples:

Instruction	Operation
NOT <ea></ea>	[destination] $\leftarrow$ [destination]
ANDI # <data>,CCR</data>	$[CCR] \leftarrow .[CCR]$

#### Shift & rotate instructions examples:

Instruction	Operation
LSR # <data>,Dy</data>	[destination] ← [destination] shifted by <count></count>
ROL # <data>,Dy</data>	[destination] ← [destination] rotated by <count></count>

#### Bit manipulation instructions examples:

Instruction	Operation
BTST # <data>,<ea></ea></data>	[Z] ← <bit number=""> OF [destination]</bit>
CLR <ea></ea>	[destination] $\leftarrow 0$

#### **BCD** instructions examples:

Instruction	Operation
ABCD Dy,Dx	[destination]10 ← [source]10 + [destination]10 + [X]
NBCD <ea></ea>	$[destination]10 \leftarrow 0 - [destination]10 - [X]$
SBCD Dy,Dx	[destination]10 ← [destination]10 - [source]10 - [X]

#### **Program control instructions examples:**

Instruction	Operation
Bcc <label></label>	If cc = 1 THEN [PC] $\leftarrow$ [PC] + d
JMP <ea></ea>	$[PC] \leftarrow destination$

#### System control instructions examples:

Instruction	Operation
EORI # <data>,CCR</data>	$[CCR] \leftarrow < iteral> \oplus [CCR]$
MOVE <ea>,SR</ea>	IF [S] = 1 THEN [SR] ← [source] ELSE TRAP

#### A complete list of instructions

Mnemonic	Meaning	Mnemonic	Meaning
ABCD	Add decimal with extend	MOVE	Move source to destination
ADD	Add binary	MULS	Sign multiply
AND	Logical AND	MULU	Unsigned multiply
ASL	Arithmetic shift left	NBCD	Negate decimal with extend
ASR	Arithmetic shift right	NEG	Negate
Bcc	Branch conditionally	NOP	No operation
BCHG	Bit test and change	NOT	One's complement
BCLR	Bit test and clear	OR	Logical OR
BRA	Branch always	PEA	Push effective address
BSET	Bit test and set	RESET	Reset external devices
BSR	Branch to subroutine	ROL	Rotate left
BTST	Bit test	ROR	Rotate right
СНК	Check register with bounds	ROXL	Rotate left through extend
CLR	Clear operand	ROXR	Rotate right through extend
CMP	Compare	RTE	Return from exception
DBcc	Decrement and branch conditionally	RTR	Return and restore
DIVS	Exclusive OR	RTS	Return from subroutine
DIVU	Unsigned divide	SBCD	Subtract decimal with extend
EOR	Jump to subroutine	Scc	Set conditionally
EXG	Exchange registers	STOP	Stop processor
EXT	Sign extend	SUB	Subtract binary
JMP	Jump to effective address	SWAP	Swap data register halves
JSR	Logical shift left	TAS	Test and set operand
LEA	Load effective address	TRAP	Trap
LINK	Link stack	TRAPV	Trap on overflow
LSL	Signed divide	TST	Test
LSR	Logical shift right	UNLK	Unlink stack



#### An example of Motorola 68K program

mair	move.l #str,a0 movem.l a0,-(sp) bsr _puts bra main org \$2000 dc.b 'Hello World!' 10.0	;load A0 register with address of string ;push address of string on stack ;branch to subroutine "_puts" ;keep looping!
****	org \$3000	
_put ***** n n 1\$ n c b	s hovem.l d0-d1/d7/a0/a5/a6,-(sp) hove.l 28(sp),a5 hove.l a5,a6 hove.b (a6)+,d0 mp.b #0,d0 eq 2\$ mp.15	<ul> <li>;Like C/C++ puts function (LF added)</li> <li>;returns nothing</li> <li>;save regs</li> <li>;get address of string from stack</li> <li>;find end of string</li> <li>;get next char of string</li> <li>;is it a null?</li> <li>;yes, found end of string</li> <li>:no. so keep looping</li> </ul>
2\$ s n tr	ubq #1,a6 nove.w #227,d7 rap #14	;don't print the null ;call out1cr trap
r; n r1 END	etore regs & return novem.l (sp)+,d0-d1/d7/a0/a5/a6 ts	;end puts



;end \_puts

#### Another example of Motorola 68K program

; strtolower:

; Copy a null-terminated ASCII string, converting

; all alphabetic characters to lower case.

; Entry parameters:

; (SP+0): Source string address

; (SP+4): Target string address

Strtolower	org public	\$00100000	;Start at 00100000
	link	a6,#0	;Set up stack frame
	movea	8(a6),a0	;A0 = src, from stack
	movea	12(a6),a1	;A1 = dst, from stack
Loop	move.b	(a0)+,d0	;Load D0 from (src), incr src
	cmpi	# <b>'A'</b> ,d0	;If D0 < 'A',
	blo	сору	;skip
	cmpi	#' <mark>Z</mark> ',d0	;If D0 > 'Z',
	bhi	сору	;skip
	addi	#'a'-'A',d0	;D0 = lowercase(D0)
сору	move.b	d0,(a1)+	;Store D0 to (dst), incr dst
	bne	loop	;Repeat while D0 <> NUL
	unlk	аб	;Restore stack frame
	rts		;Return
	end		



#### Motorola 68000 Exceptions Vector Table

Vector #	Address	Exception name	Trigger condition	Stack frame
0	000000	Reset SP	Not really a vector. Used to initialize the stack pointer.	
1	000004	Reset PC	Reset/startup	
2	800000	Bus error	Bus cycle couldn't complete properly.	Α
3	00000C	Address error	saligned (odd) word or longword memory access.	
4	000010	Illegal instruction	Tried executing an invalid opcode.	В
5	000014	Division by zero	DIVUed or DIVSed by zero.	В
6	000018	CHK instruction	CHK resulted in "out of bounds".	В
7	00001C	TRAPV instruction	TRAPV with overflow flag set.	В
8	000020	Privilege violation	Use of privileged instruction. Never happens on the NeoGeo since the 68k always runs in supervisor mode.	В
9	000024	Trace	After each executed instruction when 68k is in trace mode (debugger function).	В
10	000028	Unimplemented instruction (line A)	Used to implement 680xx instructions in software. Not used on the NeoGeo.	В
11	00002C	Unimplemented instruction (line F)	Used to implement 680xx instructions in software. Not used on the NeoGeo.	В
12	000030			
13	000034	Reserved/Unused on 68000		
14	000038			
15	00003C	Uninitialized interrupt vector	Default vector used by uninitialized peripherals.	B?
16	000040			
17	000044			
18	000048			
19	00004C	Deserved		
20	000050	Reserved		
21	000054			
22	000058		Normally reserved but used on the NeoGeo CD. See 68k interrupts.	
23	00005C			
24	000060	Spurious interrupt	No acknowledge from hardware.	
25	000064	Level 1 interrupt autovector	V-Blank (cart) / Timer interrupt (CD).	
26	000068	Level 2 interrupt autovector	Timer interrupt (cart) / V-Blank (CD).	
27	00006C	Level 3 interrupt autovector	Cold boot (cart).	
28	000070	Level 4 interrupt autovector	Not used on the NeoGeo.	
29	000074	Level 5 interrupt autovector	Not used on the NeoGeo.	
30	000078	Level 6 interrupt autovector	Not used on the NeoGeo.	
31	00007C	Level 7 interrupt autovector	Level 7 interrupt autovector Not used on the NeoGeo.	
32	000080	TRAP #0~15	TRAP instructions.	2
48~63	0000C0~0000FC	Reserved/Unused on 68000		
64~255	000100~0003FF	User interrupt vectors		



**Guys!** 



## Do you really love 68000?

#### I have to tell you something...



## **Further information**

#### Watch on YouTube:

#### Motorola 68000 Oral History Panel





## References

(Kim , Muhammad Mun'im Ahmad Zabidi , Stritter and Gunter 1979, Starnes 1983, Clements 1992, Dávila 2000, Polsson 2006, Shvets 2018)

Clements, A. (1992). Microprocessor systems design: 68000 hardware, software, and interfacing, PWS Publishing Co.

Dávila, O. G. (2000). Assembly Language Macros

Kim, C. EECE416 Microcomputer Fundamental 68000 Processor, Howard University.

Muhammad Mun'im Ahmad Zabidi SEE 3223 Microprocessor Systems - 68000 Architecture. Kuala Lumpur, Malaysia, University Technology Malaysia: 6, 9, 11, 12, 17, 18, 21.

Polsson, K. J. O. D. (2006). "Chronology of Microprocessors."

Shvets, G. (2018). "Motorola 68000 microprocessor family." from http://www.cpu-world.com/CPUs/68000/.

Starnes, T. W. J. B. (1983). "Design philosophy behind Motorola's MC 68000. Part I: A 16-bit processor with multiple 32-bit registers." 8(4): 70-92.

Stritter, E. and T. J. C. Gunter (1979). "Microsystems a Microprocessor Architecture for a Changing World: The Motorola 68000." (2): 43-52.

# Any Question?

